Quick navigation: [ Jump to body ]

Quick navigation: [ Jump to menu ]

Intel Pentium Instruction Set Reference

SHRD - Double Precision Shift Right

Code Mnemonic Description
0F AC SHRD r/m16, r16, imm8 Shift r/m16 to right imm8 places while shifting bits from r16 in from the left
0F AD SHRD r/m16, r16, CL Shift r/m16 to right CL places while shifting bits from r16 in from the left
0F AC SHRD r/m32, r32, imm8 Shift r/m32 to right imm8 places while shifting bits from r32 in from the left
0F AD SHRD r/m32, r32, CL Shift r/m32 to right CL places while shifting bits from r32 in from the left

Description

Shifts the first operand (destination operand) to the right the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the left (starting with the most significant bit of the destination operand). The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be an immediate byte or the contents of the CL register. Only bits 0 through 4 of the count are used, which masks the count to a value between 0 and 31. If the count is greater than the operand size, the result in the destination operand is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0, the flags are not affected.

The SHRD instruction is useful for multiprecision shifts of 64 bits or more.

Operands Bytes Clocks
reg, reg, imm 4 4 NP
mem, reg, imm 4 + d(0 - 2) 4 NP
reg, reg, cl 4 4 NP
mem, reg, cl 4 + d(0 - 2) 5 NP

Flags

ID unaffected DF unaffected
VIP unaffected IF unaffected
VIF unaffected TF unaffected
AC unaffected SF sets according to the value of the result
VM unaffected ZF sets according to the value of the result
RF unaffected AF undefined if a shift occurs
NT unaffected PF sets according to the value of the result
IOPL unaffected CF If the count is 1 or greater, filled with the last bit shifted out of the destination operand
OF for a 1-bit shift, sets if a sign change occurred; otherwise, it is cleared; for shifts greater than 1 bit — undefined

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0, the flags are not affected. If the count is greater than the operand size, the flags are undefined.